Page Not Found
Page not found. Your pixels are in another canvas.
A list of all the posts and pages found on the site. For you robots out there is an XML version available for digesting as well.
Page not found. Your pixels are in another canvas.
About me
This is a page not in th emain menu
Published in https://www.coursera.org/account/accomplishments/verify/UE65JLLT3D4J
Published in https://www.udemy.com/certificate/UC-RBM10PRO/
Published in https://www.hackerrank.com/certificates/0b0bd65b13b7
Published in https://www.hackerrank.com/certificates/c9859a4816ca
Published in https://www.linkedin.com/learning/certificates/4df8dbbed58ac47a3b6e900f66935a948c104aa97dd57b17c940af4e903908cd?trk=backfilled_certificate
Published in https://www.coursera.org/account/accomplishments/certificate/54C7LZQXRJDW
Published in https://www.coursera.org/account/accomplishments/verify/5FL7NBZM44VQ?utm_campaign=sharing_cta&utm_content=cert_image&utm_medium=certificate&utm_product=course&utm_source=link
Published in https://www.linkedin.com/learning/certificates/a7c1c1aa05b962b543afd29f402825ca929b83d1df6f065d278998dcc148b706?trk=backfilled_certificate
Published in https://www.coursera.org/account/accomplishments/verify/BFRXB2P8BNFX?utm_source=link&utm_medium=certificate&utm_content=cert_image&utm_campaign=sharing_cta&utm_product=course
Published in ICMLA 2022
Abstract – Manufacturing flaws in memory devices give rise to defective memory cells rendering the chips unusable and consequently reducing the wafer yield. To overcome the effect of faulty memory cells, redundancies are included in the form of spare rows and columns in the memory device. Redundancy Analysis (RA) is the process of mapping these spare rows and columns to repair faulty lines in the chip. Our previous work AlphaRA, an AlphaZero based Redundancy Analysis method, has demonstrated promising yields. However, training for large values of chip sizes (n) is time-consuming. In this paper, we introduce SAZRA, a scalable solution for AlphaZero based Redundancy Analysis algorithms with the use of Graph Neural Networks (GNNs). The memory chip is designed as a graph so that it can be used in GNNs, thus making the solution independent of n. With just a single training on a dataset of n=16 chips, we are able to achieve yields outperforming existing algorithms on n up to 128 times larger and previously unseen to the neural network. SAZRA maintains a high yield while having the least spare utilization across all chip sizes. It achieves scalability with reduction in training time, execution time, and GPU memory and disk memory requirements.
Published in US A1 Patent
Abstract – A method for repairing a memory device with faulty memory cells. The method includes defining a RA environment comprising a location of each of the faulty memory cells and a plurality of SR and a plurality of SC. The method further includes repairing the faulty memory cells based on an RA training process using the defined RA environment and mapping of the location of each faulty memory cell with the plurality of SC or SR. The method further includes training, based on a determination that indicates the at least one faulty memory cell among the faulty memory cells is left unrepaired and the at least one SC or SR is remaining, a first NN to perform an action for repairing of the faulty memory cells such that a maximum number of faulty memory cells are reparable and a minimum number of SC and SR are utilized during the repairing.